ESP: The Open Source SoC Platform
latest

Contents:

  • Guide – How to: design a single-core SoC
  • Target FPGA board
  • SoC configuration
  • Debug link configuration
  • ESP Cache Hierarchy
  • Optional: HLS-Based Cache Hierarchy
  • RTL simulation
  • FPGA prototyping
  • FPGA prototyping with prebuilt material
ESP: The Open Source SoC Platform
  • »
  • ESP: The Open Source SoC Platform
  • Edit on GitHub

ESP: The Open Source SoC Platform¶

Contents:

  • Guide – How to: design a single-core SoC
  • Target FPGA board
  • SoC configuration
  • Debug link configuration
    • a) Direct link
    • b) Link through a router
  • ESP Cache Hierarchy
  • Optional: HLS-Based Cache Hierarchy
  • RTL simulation
  • FPGA prototyping
    • Bitstream
    • Bare-metal and Linux applications
    • FPGA programming
    • UART interface
    • Testing on FPGA
    • SSH
  • FPGA prototyping with prebuilt material

Indices and tables¶

  • Index

  • Module Index

  • Search Page

Next

© Copyright 2021, Columbia University. Revision 84db6248.

Built with Sphinx using a theme provided by Read the Docs.